5.2.9. Frequency division experiment

Components:

  • breadboard
  • 5V power supply
  • 5mm blue LED
  • 7474 D flip-flop
  • primitive clock circuit
Figure 5‑17 Frequency division schematics
Figure 5‑18 Frequency division experiment

Explanation: Inverted input pins 1 and 4 of 7414 chip represent CLEAR for resetting and PRESET for setting the value of the flip-flop. We don’t use them so they are disabled by connection to VCC. Pin 6 is the inverted input that is connected to the input on pin 2. On CLOCK pin 3 we bring CLK of our primitive clock circuit. On the LED we can notice that the resultant clock is half the frequency of the input frequency.

Design a site like this with WordPress.com
Get started