2.5. NOR


The NOR logic gate requires both inputs to be 0, for the output to be 1. Analogously follows for three or more inputs.

Figure 2‑13 NOR transistor connection with truth table and expression

It is not difficult to understand that this is the inverted output of the OR gate. Also, it is convenient to note that the circuit is almost identical to the OR circuit, only its output taken is from the collector and not the emitter. Voltage VCC will not appear at the output only if none of the transistors is in saturation.

Design a site like this with WordPress.com
Get started